An RTL implementation of an I2C master controller supporting clock stretching and open-drain signaling on an Artix-7 FPGA.
